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Modular Multilevel Converter Control Methods
Performance Benchmark for Medium Voltage
Applications
Alexandre Christe, Student Member, IEEE, Drazen Dujic, Senior Member, IEEE
Abstract—Modular multilevel converters are increasingly being
considered or used for various medium voltage applications.
Multiple control methods have been proposed for the control
of the direct to three-phase modular multilevel converter. They
differ one from another in the way the capacitor voltage ripples
are handled, i.e. either neglected, estimated, reconstructed by
filtering or measured. This has implications on the performance
level that can be obtained. This paper provides insights on
the advantages and drawbacks of each control method, in
inverter and rectifier mode, with a fair and thorough assessment
supported by extensive simulations, with converter ratings that
are realistic for medium voltage applications. Finally, this works
highlights the impact of the higher dynamics for medium voltage
dc applications compared to high voltage dc ones on the choice
of the control method.
Index Terms—MMC, control methods.
NOMENCLATURE
{a,b,c} Phase
{p,n} Positive / negative branch
m Modulation index
ω Grid frequency
φ Load angle
e{p,n} Equivalent branch EMF voltage
VB Dc-side voltage
vCM Common-mode voltage
ecirc Equivalent emf voltage on the dc bus side
eL Equivalent EMF voltage on the ac grid side
vCΣ Summed capacitor voltage in a branch
vΣCΣ Summed branch capacitor voltages
v∆CΣ Differential branch capacitor voltages
IB Dc-side current
ig Grid-side current
icirc Circulating current
Ncells Number of cells per branch
Ccell Cell capacitance
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Lbr Branch inductance
Rbr Branch resistance
Cbr Branch equivalent capacitance (Cbr = Ccell/Ncells)
I. INTRODUCTION
S INCE its introduction, the modular multilevel converter(MMC) [1], and especially its control and modulation
methods, received a lot of attention from the researchers and
the industry. It made quickly its way to market for point-to-
point high voltage dc (HVdc) transmission [2], due to clear
advantages over the line-commutated inverters (LCIs) and
two- or three-level voltage-source converters (VSCs). The key
features of an MMC are the modularity, provided by a basic
cell allowing for straightforward voltage scalability, as well as
the absence of a centralized direct current (dc) link capacitor,
replaced by distributed capacitors in the cells.
Nowadays, more and more applications in the medium
voltage (MV) range are emerging, with for example STAT-
COMs [3], railway supply with static frequency converters,
e.g., three-phase 50Hz to single-phase 16.7Hz, [4], [5], drives
[6], [7], onshore power supply [8], medium voltage dc (MVdc)
transmission, for power levels up to 150MW over 200 km and
50 kVdc [9], [10], etc. At their heart is a modular structure,
with multiple branches (or chain-links) [11], that offer an
increased level of performance compared to monolithic de-
signs. These were relying on parallel back-to-back converters
at much lower voltages (3−5 kV, e.g., 3L NPC) and complex
transformer arrangements in order to cancel the low order
switching harmonics, since the voltage scaling is far from
being straightforward.
While MMC-based structures can perform various conver-
sions, the scope of this paper is limited to MV dc-alternate
current (ac) and ac-dc conversion with a double-star configu-
ration. Numerous control methods have been proposed in the
literature [12]–[14] and tailored for specific applications or
with a specific shaping of the outer loops to achieve a desired
converter behaviour. The differences stem from the way the
capacitor voltage ripples are handled, i.e. either neglected,
estimated, reconstructed by filtering or measured. However,
the focus was never set on a comparative benchmark of their
achievable performances. The objective of this paper is to fill
this gap by providing an insightful and transparent comparison.
Several control methods have been implemented and extensive
simulations are carried out in order to provide a base for an
objective discussion, which is summarized in the end.
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The study presented in the paper is relevant for several
reasons. First of all, the MV domain normally considers
voltages from 1 kVac to 36 kVac (or rectified levels for dc).
These are significantly lower voltage levels compared to HVdc
applications. For a selected rated dc voltage, a branch requires
a considerably lower number of cells in MV applications
compared to the high voltage (HV) ones. Then, the power
flows in the MV distribution grid are becoming increasingly
complex, especially when considering all the players (dis-
tributed generation, industrial consumers, private end-users).
Thus, dynamics are quite different from HV transmission grids
or point-to-point HVdc links. An MMC in MV grids faces
different challenges compared to situation in HVdc grids.
When it comes to requirements, standards have already been
edicted for marine applications [15], and a Cigré working
group has been created [16].
The paper is organized as the following. Section II presents
the modelling of the direct to three-phase (dc/3-ac) MMC,
with the introduction of the relevant notation used throughout
the paper. Section III presents a summary of the different
control loops, along with their tuning. Section IV discussed the
possible ways to obtain the modulation index, which prepares
for the extensive benchmark simulations that follow in Section
V, since it impacts the presence or absence of some control
loops. The comparison is carried both in inverter mode, where
the dc bus is assumed stiff, hence uncontrolled, and in rectifier
mode, where the converter controls the dc link voltage. A set
of performances indices are selected in order to present in
a concise manner the trade-offs and benefits of each control
method in the discussion in Section VI. Section VII concludes
the paper.
Vdc/2
Vdc/2
VB
eap
IB
Ls/2
iap
Lbr, Mbr
vCap1
vCapN
ebp
ibp
vCbp1
vCbpN
ecp
icp
vCcp1
vCcpN
ean
vCan1
vCanN
ebn
vCbn1
vCbnN
ecn
vCcn1
vCcnN
ian ibn icn
iga igb igc
vga vgb vgc
Lg
N
Fig. 1. Dc/3-ac MMC scheme and nomenclature.
II. DEFINITION OF THE BASIC QUANTITIES
The dc/3-ac MMC scheme is presented in Fig. 1. Each
MMC branch comprises a number of series-connected cells
and a branch inductance (the non-coupled case is considered
in this paper). The variables in bold denote vectors, e.g.,
ip = [iap ibp icp]
T . From the loop equations, the following
compact set of differential equations is obtained in (1), where
I and O are the identity and null matrices, respectively, and
Mp/n = diag(mp/n), with mp/n = [map/n mbp/n mcp/n]T
the vector of modulation indices. Note that matrices with a
single subscript are square matrices. By introducing a new set
of variables in (2) [17], a decoupled time-varying state-space
model can be obtained in (3).[
icirc
ig
]
=
[
1
2 I3
1
2 I3
I3 −I3
][
ip
in
]
(2a)

(Lbr + Lg)I3 −(Mbr + Lg)I3 O3 O3
−(Mbr + Lg)I3 (Lbr + Lg)I3 O3 O3
O3 O3 CbrI3 O3
O3 O3 O3 CbrI3
 ddt

ip
in
vCΣp
vCΣn
 =

−(Rbr +Rg)I3 RgI3 Mp O3
RgI3 −(Rbr +Rg)I3 O3 Mn
Mp O3 − 1Resr I3 O3
O3 Mn O3 − 1Resr I3


ip
in
vCΣp
vCΣn
+

1
2 I3×1 −I3
1
2 I3×1 I3
O3×1 O3
O3×1 O3

[
VB
vg + vCMI3×1
]
(1)
d
dt

icirc
ig
vΣCΣ
v∆CΣ
 =

− RbrLbr−Mbr I3 −
Rbr/2+Rg
Lbr+Mbr+2Lg
I3 (Lbr+Lg)Mp+(Mbr+Lg)Mn2(Lbr−Mbr)(Lbr+2Lg+Mbr) −
(Lbr+Lg)Mp−(Lg+Mbr)Mn
(Lbr−Mbr)(Lbr+2Lg+Mbr)
− RbrLbr−Mbr I3
Rbr/2+Rg
Lbr+2Lg+Mbr
I3 (Lbr+Lg)Mn+(Lg+Mbr)Mp2(Lbr−Mbr)(Lbr+2Lg+Mbr)
(Lbr+Lg)Mn−(Lg+Mbr)Mp)
(Lbr−Mbr)(Lbr+2Lg+Mbr)
1
Cbr
Mp 12CbrMp − 12CbrResr I3 1CbrResr I3
1
Cbr
Mn − 12CbrMn − 12CbrResr I3 − 1CbrResr I3


icirc
ig
vΣCΣ
v∆CΣ

+

3
4(Lbr−Mbr) I3×1 − 12(Lbr+2Lg+Mbr) I3
1
4(Lbr−Mbr) I3×1 − 32(Lbr+2Lg+Mbr) I3
O3×1 O3
O3×1 O3

[
VB
vg + vCMI3×1
]
(3)
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[
vΣCΣ
v∆CΣ
]
=
[
I3 I3
− 12 I3 12 I3
][
vCΣp
vCΣn
]
(2b)
The presented mathematical model is generic, although an
equivalent representation is used for the benchmarking, as
discussed in Section V-A.
III. MMC CONTROL METHODS
The control of a dc/3-ac MMC is complex and has been
extensively treated in various publications. In this work, a
cascaded control architecture is adopted. The different loops
can be grouped in two sets:
1) The external state variable control: ac grid currents,
phase-locked loop (PLL) and dc voltage control;
2) The internal state variable control: capacitor volt-
ages/stored energy and circulating currents.
For the former, all the knowledge from the VSC control
can be applied, as from a terminal point of view an MMC
behaves similarly as a two- or three-level VSC. For the latter,
specific control algorithms have been developed, and these
internal control loops are providing some unique attributes.
Two operating modes are distinguished, depending on the
nature of the source/load connected on the dc side:
1) Inverter mode (also called current source mode): the
dc side voltage is assumed to be stiff (i.e. controlled
by another entity), justifying the absence of dc voltage
control in the MMC;
2) Rectifier mode (also called voltage source mode): the
MMC controls also the dc voltage.
The overall control schemes for each operating mode are
presented first (cf. Fig. 2) and the description of the control
loop follows.
A. External state variable control
1) Power references: The power references are handled in
an open-loop fashion. The reference are eventually low-pass
filtered in order to smoothen up the transients (cf. Fig. 3).
Depending on the operating mode, either the active power
reference P ? (for the inverter mode) or the dc voltage V ?B
in combination with the direct voltage control (DVC) (for
the rectifier mode) is used. In any case, the reactive power
component is kept for any grid ancillary / support feature.
The grid current references are determined according to
[18]. From power references and grid voltages transformed
into αβ frame, current references for the grid current con-
trollers are calculated.[
i?gα
i?gβ
]
=
2
3
1
v2gα + v
2
gβ
[
vgα −vgβ
vgβ vgα
][
P ?
Q?
]
(4)
2) Grid current control (GCC): Either proportional integral
(PI) in dq-frame(s) or proportional resonant (PR) [19] in αβ-
frame are controller structures able to achieve the tracking of
the ac grid current references with zero steady state error.
A PR controller in αβ-frame is used for the simulations
presented in the next section. The controller is defined as:
GPR(s) = Kp,gcc +Kh,gcc
s cos(φ′h)− hω1 sin(φ′h)
s2 + (hω1)2
(5)
CCC
eB★PI
PIR1,2,4
2
OL power
control
PQ→i
GCC
PR1
ΣVC
∆VC
EC
eL★
icircCL
[0; 0; 0]
3VB
P ★
icirc,αβ
FF
vgF
vCΣΣ
vCΣ∆
[0; 0; 0]
[0; 0; 2vCΣ0]
ig
★
(a)
CCC
eB★PI
PIR1,2,4
2
OL reactive
power control
Q→i GCCPR1
ΣVC
∆VC
EC
eL★
ig
icircCL
[0; 0; 0]
3VB
P ★
icirc,αβ
FF
DVC
vgF
vCΣΣ
vCΣ∆
[0; 0; 0]
[0; 0; 2vCΣ0]★
(b)
Fig. 2. Overall control schemes: (a) inverter and (b) rectifier mode. The
control loops are denoted as: EC (energy control), CCC (circulating current
control), OL (open-loop, with look-up tables), GCC (grid current control) and
DVC (direct voltage control). CL is a control switch that depends whether
the closed-loop control is activated or not. The PLL is not shown.
P LUT
Q LUT
s+ωf,grid
ωf,grid
s+ωf,grid
ωf,grid
P
Q
★
★
VB LUT s+ωf,dc
ωf,dc
inv / rect
DVC
Fig. 3. Power references, with a signal selector depending on the operating
mode.
where φ′h = hω1Td (with usually Td = 1.5Ts for pulse-
width modulation (PWM) and computation delays). Delays are
further discussed in Section V. The selection of the controller
gains follows:
Kp,gcc = αgcc (Lg + Lbr/2) (6a)
Kh,gcc = 2αh,gccKp,gcc (6b)
The controller bandwidth is selected such that αgcc ≤ 0.1ωs,
with ωs the sampling frequency. The result of the controller
action is summarized as:
e?L,αβ = GPR(s)(iL,αβ − i?L,αβ) + vFFg,αβ (7)
where vFFg,αβ is the (low-pass filtered) point of common
coupling (PCC) voltage measurement.
3) Phase-locked loop (PLL): The role of the PLL is to
achieve a tracking of the grid angle and retrieve the grid
frequency. A standard dq-PLL is used, in combination with
an optional low-pass filter to get rid of undesired harmonics
(i.e. ac part of the dq signals), as shown in Fig. 4. There
is a trade-off between the filter cut-off frequency and the
PLL dynamics. The quadrature component is normalized with
the grid voltage to avoid dependency with the grid voltage
magnitude. An integral part in the PLL is required in order to
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αp,PLL
αip,PLL
s
ω1
ω'
||.||
||vg ||F
mod
2pi
θ'
θ'
2 2vg,αβ+1
1/s
αβ
dq
LPF
Fig. 4. PLL in dq frame, with optional low-pass filter on the dq signals
(vFFg,dq might be taken from there), and amplitude normalization in order to
maintain the same dynamics regardless of the magnitude of the grid voltage.
ω′ and θ′ are the estimated signals provided by the PLL. ω1 is only there to
reduce the pull-up time at the startup.
properly drive the grid angle error to zero after a frequency
variation. The PLL control action is defined as:
ω′ = ω1 + αp,PLL
(
1 +
αip,PLL
s
) vFg,q
||vFg,dq||
(8)
Note that the PLL has a bandwidth at least one decade lower
than the grid current control loop.
4) Dc voltage control (DVC): A dc voltage controller is
only present in rectifier mode, where the converter is normally
expected to regulate the dc voltage. It is preferred to control
the dc energy rather than the dc voltage in order to avoid
dependency with the dc voltage magnitude [20]. A low-
pass filter is added on the measurement to avoid transferring
undesired harmonics to the ac grid, which would lead to
oscillations in the active power.
P ? =
αdCd
2
(
1 +
αid
s
)(
V FB
2 − V ?B2
)
(9)
Note that the correction sign is inverted, since the direction of
the currents is reversed for the sake of rectifier conventions.
B. Internal state variable control
1) Energy control (EC): The energy balancing is a control
action that ensures an equal distribution of the average stored
energy within the converter, i.e. that the energies among the
branches are similar [21]. Two mechanisms are present: (i)
the horizontal balancing and (ii) the vertical balancing. Their
control implementations have been widely discussed in the
literature: in [14], the horizontal balancing is performed in
dq0 frame at twice the grid frequency, in [22], the energies
are controlled in αβ0 coordinates with PI controllers. The
balancing action shall not be visible at any converter terminal,
i.e. the balancing process remains unseen from outside the
converter.
a) Horizontal balancing: The horizontal balancing en-
sures an equal partition of the average stored energy among
the three phase-legs. It modifies the sharing of the dc current
among the phase-legs and interacts with the dc part of the
branch voltages, which appears with the same sign for both the
positive and negative branch. It leads to identical energy vari-
ation for both branches within the same phase-leg. The lowest
possible value for vΣCΣ0 is VB−2RbrIB/3, since for a dc/3-ac
MMC it is assumed that there is a sufficient voltage margin
between the dc terminal voltage and the maximum ac peak-
to-peak voltage1. However, in such a case, there is no margin
against dc overvoltages. For control purpose and transients
1For unipolar cells, m ∈ [0, 1].
Kp,hor icirc,hor,0
1
Kp,hor
Ki,hor
s
vCΣ0
★
★vCΣ0
Σ NF2ω
igd  /★
(a)
Kp,hor icirc,hor,αβ
1
Kp,hor
Ki,hor
s
[0; 0]
★vCΣαβ
Σ NF2ω
(b)
Fig. 5. Horizontal balancing in αβ0 frame: (a) zero sequence component,
corresponding to the total energy control (with recommended notch filter
especially in the case of grid faults/imbalances), and (b) αβ components,
corresponding to the phase-leg imbalances (with optional notch filter). In
inverter mode, the zero-sequence reference is fed to the circulating current
controller, while in rectifier mode it is fed to the grid current controller.
handling, there are incentives to increase vΣ?CΣ0. Still, its value
shall not be increased too much, since efficiency constraints
(higher vΣ?CΣ0 implies higher switching losses) and limitations
from the hardware capability (maximum cell voltage) have to
be accounted for. The horizontal balancing scheme is presented
in Fig. 5, where the αβ0 frame is selected. The zero-sequence
component corresponds to the total energy control, while the
αβ ones correspond to the energy imbalance between the
phase-legs. Hence, the reference for the αβ components is
[0 0]T .
b) Vertical balancing: The vertical balancing ensures an
equal distribution of the stored energy between the positive
and negative branch of the same phase-leg. It introduces an
ac component at fundamental frequency that interacts with
the fundamental ac component of the branch voltage. Power
shifting between the positive and negative branch is achieved
due to opposite signs of the grid voltage component in the
branch voltage. In normal operation, different energy levels
between the positive and negative branch are not desired.
Hence the reference is set to [0 0 0]T . The notch filters at
fundamental frequency ensure that the controller outputs do
not feature fundamental frequency components. This permits
the cancellation at the dc terminals of the circulating currents,
which is achieved by inducing reactive power flows in the
other two phase-legs using the orthogonality principle in the
matrix M [23].
M =

cos(θL)
− sin(θL)√
3
sin(θL)√
3
sin
(
θL − 2pi3
)
√
3
cos
(
θL − 2pi3
) − sin(θL − 2pi3 )√
3
− sin(θL + 2pi3 )√
3
sin
(
θL +
2pi
3
)
√
3
cos
(
θL +
2pi
3
)

(10)
where θL is the angle of e?L. The vertical balancing control
scheme is presented in Fig. 6. The interpretation of the first
row of the matrix M is illustrated in Fig. 7.
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Kp,vert icirc,vert,abc
[0; 0; 0]
★vCΣ
∆ NFω
M
Fig. 6. Vertical balancing in abc frame, with notch filter at fundamental
frequency and M the matrix that creates reactive power flows in the neigh-
bouring phase-legs when a non-zero circulating current for vertical balancing
is required in one phase-leg.
eLa
eLc
eLb
icirc,∆a
icirc,∆b
icirc,∆c
(a)
eLa
eLc
eLb
icirc,∆a
icirc,∆b
icirc,∆c
(b)
Fig. 7. Reactive currents creation to achieve cancellation on the dc bus:
(a) positive case and (b) negative case of a required action for the vertical
balancing in phase-leg a. The quadrature in phase-legs b and c is clearly
visible.
x x'
qx'
SOGI
QSG
ω' h
xfilt
Fig. 8. Frequency adaptive notch filter based on SOGI, with a center
frequency hω′.
The notch filters are implemented with a second-order
generalized integrator (SOGI) structure (cf. Fig. 8), since the
transfer function
GSOGI(s) =
x′(s)
x(s)
=
kω′s
s2 + kω′s+ ω′2
(11)
is a frequency adaptive bandpass filter. The quadrature signal
qx′ is discarded and of no use.
2) Circulating current control (CCC): While the control
of the circulating currents was not considered in a first place
(with very low Lbr) [24], it has become clear that for larger
values of Lbr, also to better control the harmonic content of the
branch current and eventually the branch energies, the use of a
circulating current controller would be beneficial / mandatory.
The circulating current is known to naturally feature in
steady state even harmonics (especially 2nd and 4th harmonics),
due to the instantaneous capacitor voltage mismatch between
the positive and negative branch, and odd harmonics during
transients for the re-balancing of the branch energies (vertical
balancing). Consequently, the circulating current controller,
in its minimum configuration, should aim at suppressing
undesired harmonics in the circulating current. This is what
the circulating current suppression controller (CCSC) initially
proposed in [25] aims at. The circulating currents can be trans-
formed in a dq frame rotating at −2ω1 (negative sequence).
Alternatively, the circulating currents are transformed in αβ
frame (the zero sequence responsible for power exchange with
the dc terminals is left uncontrolled) and driven to [0 0]T with
multiple PR controllers (on 2nd and 4th harmonic for good
results, especially with common mode (CM) injection) [26].
||eL||
||ig||
2VB
θ'
ϕ
2
[0; pi/2]
cos icirc,αβFF
(a)
||eL||
ig
VB
ϕ1
[0; -2pi/3; 2pi/3]
cos icirc,αβFFθL
abc
αβ
(b)
Fig. 9. Second harmonic circulating current injection (negative sequence)
for capacitor voltage ripple reduction: (a) implementation that only considers
the αβ components, where φ = atan(Q?/P ?), and (b) instantaneous power
mode in [27] where the zero sequence component is discarded (usually the
active power feed-forward is faster). Note that there shouldn’t be any phase
advance in the feed-forward term, hence φ1 = ω1Td is subtracted to θL =
atan
(
e?L,β/e
?
L,α
)
.
For any control method that doesn’t rely on energy or volt-
age controllers, the odd harmonics (especially the fundamen-
tal) of the circulating current are left uncontrolled. Else, the re-
balancing and long term stability would be compromised. For
closed-loop modulation, where energy controllers are present,
a control of the fundamental circulating current is added for
improved vertical balancing performance.
e?B,0 = VB −
(
kp,ccc +
Ki,ccc
s
)
(i?circ,0 − icirc,0 + iFFcirc,0)
(12a)
e?B,αβ =
Kp,ccc + ∑
h=1,2,4
Kh,ccc
s
s2 + (hω1)2
 (i?circ,αβ
− i?circ,αβ + iFFcirc,αβ) (12b)
It is generally desired to use a filtered active power feed-
forward (iFFcirc,0 = P
?F/(3VB)) or just the instantaneous active
power (iFFcirc,0 = P/(3VB)) in case the grid current control is
slow. An optional second harmonic circulating current (iFFcirc,αβ)
is added with the scheme of Fig. 9. There, despite considering
only a 2nd harmonic component, the ripple reduction is still
achieved (vΣCΣ tends to a dc value).
IV. MODULATION INDICES CALCULATION
Normally, as in any converter, the modulation indices are
computed with respect to the measured summed branch ca-
pacitor voltages. Therefore, eventual low order harmonics are
compensated for. In the case of MMC, it was found that
there might be some advantages by not using the measured
summed branch capacitor voltages as is, i.e. by replacing the
measurements by desired, estimated or filtered values. For
these cases, no energy controllers are required. In order to
allow the branch energies to self re-balance, the CCC shouldn’t
include an integrator on the dc component, nor resonant parts
at odd multiples of the fundamental frequency.
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Fig. 10. Modulation indices calculation, where the term in the division is
adapted depending on the modulation method.
The calculation of the modulation indices is performed
according to Fig. 10, with T defined by (13).
T =

1/2 0 0 −1 0 0
1/2 0 0 1 0 0
0 1/2 0 0 −1 0
0 1/2 0 0 1 0
0 0 1/2 0 0 −1
0 0 1/2 0 0 1

(13)
A. Methods
1) Direct modulation: A formal proof regarding the self-
balancing was presented in [28]. The branch modulation
indices are calculated from their desired (dc) average value:
mp =
VB/2− e?B/2− e?L
v?CΣ0
(14a)
mn =
VB/2− e?B/2 + e?L
v?CΣ0
(14b)
where v?CΣ0 = v
Σ?
CΣ0/2. As a consequence, since the required
control action for the circulating current control is assumed to
be small (in steady state), the modulation indices are almost
only constructed from the grid voltage component.
2) Open-loop control: The open-loop control was proposed
in [12] as an improvement over the direct modulation. The
motivation was double: (i) to avoid the measurement delays
associated with the retrieval of the summed branch capacitor
voltages and (ii) to lower the number of exchanged signals
between the cells and the central controller. The common
denominator from the direct modulation is replaced with the
branch capacitor voltage estimates (denoted with .ˆ hereafter).
Therefore, the ripples are captured effectively in steady state,
which is beneficial for harmonic rejection. The branch modu-
lation indices are calculated as:
mp =
VB/2− e?B/2− e?L
vˆCΣp
(15a)
mn =
VB/2− e?B/2 + e?L
vˆCΣn
(15b)
where vˆCΣp and vˆCΣn are obtained from Fig. 11a. The band-
pass filters are implemented with a low frequency selectivity:
αf = 50 rad/s (similar to the PLL bandwidth). Consequently,
the filters are not dependent on the frequency retrieved from
the PLL, but simply from the centre grid frequency ω1.
BPFh(s) =
αfs
s2 + αfs+ (hω1)2
(16)
eL★
eB★
ig★
icirc★
VCΣ0★ .2 Cbr
eB·icirc-eL·ig★ ★★ ★
eB/2·ig-2eL·icirc★ ★★ ★
1/Cbr
1/Cbr
.1/2
.1/21/s
1/s vCΣpˆ
vCΣnˆ
BPF
2ω1
BPF
ω1
(a)
vCΣΣ
vCΣ∆
BPF
2ω1 1/2
VCΣ0★
BPF
ω1
vCΣpF
vCΣnF
(b)
Fig. 11. Capacitor voltage ripple reconstruction methods: (a) by estimation
with the open-loop control method and (b) by filtering with the hybrid voltage
control method. The scaling of e?B differs from [12] due to different scaling
factors. The time-delay compensation is inherently achieved if the reference
signals are properly handling delay compensation.
The formal asymptotic stability proof was provided in [29].
Note that in this case an active damping contribution to the
circulating current control was added, hence the approach is
not fully open-loop anymore.
3) Hybrid voltage control: Instead of the summed capacitor
voltages estimates, the voltage ripples are retrieved from the
measurements, while the dc part is selected the same way
as for the direct modulation (vFCΣp/n = V
?
CΣ0 + v˜CΣp/n).
It is a compromise between the direct modulation and open-
loop control, since it enables the rejection of harmonics at the
terminals and achieves asymptotic stability (proven in [13]).
Since the measurements are used as an input in Fig. 11b, delay
compensation has to be implemented in the filters.
mp =
VB/2− e?B/2− e?L
vFCΣp
(17a)
mn =
VB/2− e?B/2 + e?L
vFCΣn
(17b)
B. Closed-loop control
The modulation indices are computed with respect to the
actual (measured) summed branch capacitor voltages, which
have to be communicated to the central controller.
mp =
VB/2− e?B/2− e?L
vCΣp
(18a)
mn =
VB/2− e?B/2 + e?L
vCΣn
(18b)
C. Discussion
In HVdc applications, the closed-loop control method
clearly suffers from implementation complexity, since all the
cell capacitor voltages have to be measured, aggregated and
communicated to the central controller within reasonable time
delays. For MVdc applications with a much lower number of
cells per branch, this is not considered as a large concern,
especially if the branch or phase-leg modulation is performed
at an intermediate level, between the cell controller and the
central controller. To support this discussion, a decentralized
modulation with a closed-loop control of the branch energies
has been implemented in [30]. No large penalty from the time
delays on the converter dynamics is reported.
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Fig. 12. Dc/3-ac MMC average model scheme and nomenclature.
V. MVDC BENCHMARK SIMULATIONS
While the presented methods have been reported in the
literature, it is very hard to directly compare them, as different
groups of authors have used different system ratings or con-
sidered different applications. Each control method has been
implemented in PLECS. In order to provide a fair comparison
of their performances, the converter model and controller
parameters are identical among all models, at the exception
of the direct modulation without circulating current control. It
is only present to motivate for the use of a CCC. Note that
MV applications are expected to feature faster dynamics than
the HVdc ones. A connection to a 10 kVdc link is considered.
Realistic designs, e.g. based on 1.7 kV semiconductors for
a good trade-off between conduction and switching losses,
would result in around 8 cells per branch.
A. Converter model
Since the number of cells per branch is reduced compared to
HVdc designs, PWM methods with an average cell switching
frequency in the range of a few hundreds of Hz is assumed.
In order to avoid interactions with the modulation methods, a
branch average model rather than a switched one was selected.
The model is inspired from [31], [32]. Such a model is
a simplification from (3), since all individual cell capacitor
voltages are aggregated together. In this work, quantization
effects are neglected, even though they might not be com-
pletely negligible, especially at low average branch switching
frequencies / low cell numbers [33]. The time delays, which
play a fundamental role in the limitation of the control gains,
are modelled by a pure time delay with a total value Td in
(19). It is hardly possible to come up with a value for Td
that fits all possible control hardware implementations. This
is considered out of the scope of this paper and the value
provided is considered reasonable. The dc/3-ac MMC model
with the considered branch average model is shown in Fig. 12.
exy = mxye
−sTdvCΣxy (19a)
iΣxy = mxye
−sTdixy (19b)
B. Controller parameters
A fair comparison between the different modulation indices
calculation methods is performed with identical controller tun-
ings. The system and control parameters are given in Table I
TABLE I: System parameters.
Parameter Value
vg,ll 5.2 kV (1 p.u.)
fg 50 Hz (1 p.u.)
S 0.5 MVA (1 p.u.)
Zb 54 Ω (1 p.u.)
Vdc 10 kV (1.92 p.u.)
Lbr 2.5 mH (0.0145 p.u.)
Rbr 0.1 Ω (0.0019 p.u.)
Cbr 118.75 µF (0.49 p.u.)
Lg 0 H
Rg 0 Ω
fsw,app 5 kHz
Td 1.5/fsw,app
TABLE II: Controller parameters.
Controller Parameter Value
PLL
αp,PLL 50 rad/s
αip,PLL 10 rad/s
GCC
αGCC 2pifsw,app/10
αh,GCC 200 rad/s
CCC
αCCC αGCC/2
αh,CCC 100 rad/s
DVC
αd 50 rad/s
αid 25 rad/s
ΣVC
αhor αCCC/10
αh,hor 1 rad/s
∆VC αvert αCCC/10
LPF αv?
CΣ0
20 rad/s
BPF αf 50 rad/s
and Table II, respectively. A strong ac grid is considered
(infinite short-circuit ratio (SCR)). In case of weak grids (SCR
< 10), the voltage at the PCC should be controlled (closed-
loop reactive power control). Such a case was not considered
relevant regarding the objective of this work: the comparison
of the inner state variable control. The two converter modes
are analysed separately.
C. Converter safe operating areas (SOAs)
During the design and sizing of an MMC, it is important to
address the SOA of the converter. The converter’s SOA is more
representative than the cell’s SOA, which defined by a current
limit (linked to the cooling capacity) and a voltage limit (what
is the highest voltage the cell’s capacitors can handle). In
addition, the harmonic content of the branch currents and
voltages have a non negligible impact that one has to be aware
of. The corresponding SOAs for the considered converter
design are shown in Fig. 13. They were obtained by evaluating
the analytical model of the converter inspired from the power
equations [34], which means that they do not consider control
dynamics (such as overshoots, etc.), but solely steady state
operating points. The limits are set by: vCΣ ∈ [0.9Vdc, 1.1Vdc],
ibr ∈ [−70A, 70A], m ∈ [0, 1], which correspond to the
converter prototype under construction [35]–[37].
The operation with a purely dc circulating current is greatly
advantageous compared to the case with 2nd (+ 4th) harmonic
circulating current injection, especially given the low branch
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Fig. 13. MMC SOAs derived from the power equations without passives
with Cbr = 118.75 µF. The black circle corresponds to S = 0.5 MVA.
TABLE III: Control method comparison configurations in inverter mode. A
filled dot corresponds to the presence of a CCC, CM voltage or 2nd harmonic
circulating current injection, and the absence for an unfilled one.
Case # Control method CCC CM 2nd circ
1 Direct modulation
2 Direct modulation
3 Direct modulation
4 Open-loop control
5 Hybrid voltage control
6 Closed-loop control
current limits (thermal limit). For load angles close to pi/2,
the CM injection is highly beneficial, since it displaces the
intersection between the peak of the branch voltage and the
summed branch capacitor voltage, which is limiting the SOA
in this region when no CM is present. Note that the choice of
the CM injection method (sine, min/max, flat-top [38]) has a
negligible influence on the converter SOA.
D. Inverter mode
The typical applications for an MMC in inverter mode is the
converter station at the end of a dc transmission, when active
power is transferred from the dc to the ac grid. Alternatively,
it could also be the case for a (high speed) motor drive. The
complete overall control scheme is shown in Fig. 2a. Six
cases are compared, and their configurations are summarized
in Table III. Each control method is evaluated with a dc
circulating current. Note that in order to maintain a reasonable
number of cases, the CM and harmonic circulating current
injections were discarded.
1) Current control and harmonic content: The obtained
currents are shown in Fig. 14 for each case of Table III.
In order to provide an additional insight in their harmonic
content, Fig. 15 shows their FFT for a two fundamental periods
window with only active power injection.
In direct modulation without CCC (cf. Fig. 14a), the circu-
lating current features several low order even harmonics (2nd,
4th, etc). The bus current IB features a strong 6th harmonic
ripple component (around 1% of the dc current). The grid
current features 5th and 7th harmonics (cf. Fig. 15a). Once a
CCSC is added (cf. Fig. 14b), even though it is not tuned
very aggressively (αh,CCC = 100 rad/s), it can be observed
that the harmonics in the circulating current decay slowly at
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Fig. 14. Currents in inverter mode: (a) direct modulation without CCSC,
(b) direction modulation with CCSC, (c) direct modulation with CCSC and
2nd harmonic circulating current injection, (d) open-loop control, (e) hybrid
voltage control and (f) closed-loop control. The color scheme for the bottom
plots is: iap in green, ian in red, iga in blue and icirc,a in pink.
each power step (around 8 fundamental periods). As a con-
sequence, the low order harmonics at the terminals disappear
in steady state (cf. Fig. 15b). From there, the dynamics can
be slightly improved by injecting a 2nd harmonic circulating
current (cf. Fig. 14c, around 3 fundamental periods). The open-
loop modulation with CCSC (cf. Fig. 14d) is similar to the
direct modulation in terms of dynamics of the dc bus current,
however a faster decay in the circulating current is observed
(around 6 fundamental periods), thanks to the reconstructed ca-
pacitor voltage ripples. The hybrid voltage control with CCSC
(cf. Fig. 14e) has worse dynamics compared to the open-loop
control. This is a consequence of the band-pass filters, which
are effective in steady state, but feature large delays during
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Fig. 15. FFT in a two fundamental periods window between 1.9 and 1.94 s
where P ? = 0.5 MVA: (a) direct modulation without CCSC, (b) CCC with dc
circulating current, (c) CCC with 2nd harmonic injection. The colour scheme
is: iap in dark green, ian in red, icirc,a in blue, iga in pink and IB in light
green.
transients. The dc current has oscillations with low damping.
Finally, the closed-loop modulation (cf. Fig. 14f) has the best
dynamic performances. The 2nd harmonic circulating current
is not totally removed since the circulating current reference
from the horizontal balancing contains a small 2nd harmonic
component, but the current transients are fast (below one
fundamental period).
In a nutshell, it is concluded that a CCC is needed to get
control over the low order harmonics at the terminals. Then,
depending on the degree of accuracy of the capacitor voltage
ripples reproduction, different dynamics are observed.
2) Capacitor voltages: The result for the summed branch
capacitor voltages is shown in Fig. 16. In the case of the direct
modulation without CCC, due to the large circulating current
for rebalancing the branch energies, the capacitor voltage rip-
ples are the lowest amongst all control methods. On the other
hand, due to the absence of capacitor voltage controllers, their
average is offset during reactive power transients (cf. Fig. 16a).
A similar behaviour is observed for the open-loop and hybrid
voltage controls (cf. Fig. 16d and (e)). When a 2nd harmonic
circulating current is injected, the ripples in vΣCΣ are almost
completely removed (cf. Fig. 16c). Due to the inherent self-
balancing capability, no large rebalancing in v∆CΣ is observed.
However, the response of vΣCΣ shows an oscillatory response,
in particular with the hybrid voltage control (cf. Fig. 16e),
leading to large capacitor voltage deviations during transients.
This observation tends to suggest that the bandwidth of the
power steps should be even further reduced for the hybrid
voltage control method. For the closed-loop control, due to
the capacitor voltage controllers, the rebalancing of the branch
energies is slower compared to the other control methods (it
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Fig. 16. Summed and transformed branch capacitor voltages in inverter
mode: (a) direct modulation without CCSC, (b) direction modulation with
CCSC, (c) direct modulation with CCSC and 2nd harmonic circulating current
injection, (d) open-loop control, (e) hybrid voltage control and (f) closed-loop
control. The transformed branch capacitor voltages follow the definition of
(2b). Note that the main frequency of the ripple in vΣCΣ = 2fg , while it is
fg for v∆CΣ.
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Fig. 17. PQ tracking in inverter mode: (a) direct modulation without CCSC,
(b) direction modulation with CCSC, (c) direct modulation with CCSC and
2nd harmonic circulating current injection, (d) open-loop control, (e) hybrid
voltage control and (f) closed-loop control. The color scheme is: Pac in green,
Pdc in red and P ?F in blue for the P plots and Qac in green and Q?F in red
for the Q ones.
takes 3 fundamental periods to rebalance the vertical energy
with steps from 0 to the nominal value). However, it is done
in a much more controlled fashion, since these unbalances do
not result in power oscillations (cf. Fig. 16f).
3) PQ tracking: The PQ tracking is shown is Fig. 17,
with current references set in open-loop as described in (4).
The low-pass filter bandwidths are set to 100 rad/s (a trade-
off between the overshoot and the tracking performance). For
the direct modulation without CCC, due to the presence of
low order harmonics at the terminals, the measured P and
Q have ripples at the same frequencies (cf. Fig. 17a). When
a CCC is present, these ripples are removed. The injection
TABLE IV: Control performance in rectifier mode.
Case # Control method CCC CM 2nd harmonic
1 Closed-loop control
2 Open-loop control
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Fig. 18. MMC in rectifier mode: (a) with no load and closed-loop control
(the objective is to verify that the circulating currents are cancelling at the
terminals) and (b) with a current source and open-loop control. The colour
scheme is V F?B in green and VB in red.
of a 2nd harmonic circulating current improves the response
with the direct modulation (Fig. 17b versus Fig. 17c). With the
ripple reconstruction methods, the measured P and Q show an
oscillatory response, particularly underdamped in the case of
the hybrid voltage control, where the Q tracking is particularly
poor (cf. Fig. 17e). With the closed-loop control, the low-
pass filter bandwidths on P and Q are increased to 300 rad/s
without controller tuning optimization. Note that the powers
are almost perfectly decoupled, despite some coupling visible
during power steps. The major improvement with the closed-
loop control is the removal of the chattering between the dc
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and ac terminal powers, which lasts from 100 to 300ms with
the other control methods.
E. Rectifier mode
Applications considering an MMC as a rectifier range from
versatile high performance dc source [30] to sending port of
a dc transmission. In that operating mode, the DVC is added.
The full control scheme is shown in Fig. 2b.
Since the results in inverter mode have highlighted the
behaviour of the low order harmonics, the circulating current,
the summed branch capacitor voltage ripples and the PQ
tracking, this section restrains the comparison to the DVC only.
Table IV shows the two studied cases.
In Fig. 18a, the cancellation of the circulating currents
between the phase-legs is verified. Otherwise, the CCC would
lead to instabilities. The performance of the DVC is ideal,
since no power is drained from the dc terminal. In Fig. 18b,
simulation results with a current source (with an additional
30 µF capacitor across the dc terminals) are shown. The dc
dynamics are limited by the active power dynamics on the ac
side, which is slow with the open-loop control (100 rad/s).
VI. DISCUSSION
All the observations can be summarized with qualitative
spider graphs shown in Fig. 19. Note that Fig. 19f is the result
of the superposition of each of the five control methods (the
direct modulation with CCSC is overlapping with the direct
modulation with CCSC and 2nd harmonic circulating current
injection). There are five gradations, shown with gray lines,
from low (close to the centre) to high (at the outside). These
ratings represent expert opinion on a unit-less scale, as a result
of the above comprehensive study. An exact quantification is
not easy and will depend on realisation and implementation
means. The six representative performance indices are:
1) CCC complexity. The circulating current control require
multi-frequency resonant controllers, as presented in Sec-
tion III-B2. The direct modulation without CCSC has
the smallest circulating current. The estimation-based
methods have simpler CCC, since the dc part as well
as the odd harmonics are left uncontrolled. At last, the
closed-loop control method requires the complete control
of the circulating currents over the low frequency range,
in order for the energy balancing to perform as expected.
2) Low order harmonics at the terminal. The low order
harmonics at the terminal are problematic, since they’re
too low in frequency to consider their cancellation with
passive filters. The price to pay for the direct modulation
without CCSC is that these low order harmonics are
present at the terminals, which questions the relevance
of this control method for any real life application. It
was observed in Fig. 15 that the addition of a CCSC is
sufficient to remove these critical harmonics.
3) Energy controllers. The estimation-based methods (di-
rect modulation, open-loop control and hybrid voltage
control) are characterized by their simplicity with the
absence of energy controllers. Consequently, they’re all
(a) (b)
(c)
(d) (e)
CCC
complexity
Low order
harmonics
at terminals
Energy
controllers
Digital
filters
vCΣ
ripple
Dynamics
(f)
Fig. 19. Control methods benchmark: (a) – (e) individual control method
performance and (f) converter performance comparison. The axes labels for
(a) – (e) are identical to (f). Note that the direct modulation with CCSC
is overlapping with the direct modulation with CCSC and 2nd harmonic
circulating current injection. The color scheme is: direct modulation without
CCC in dark green, direct modulation with CCSC in red, open-loop control
in blue, hybrid voltage control in pink and closed-loop control in light green.
graded at the minimum. On the contrary, the closed-
loop control method relies on complex energy controllers
(for both horizontal and vertical balancing), with a heavy
implementation cost, as presented in Section III-B1. For
those reasons, the largest grading is attributed to this
method.
4) Digital filters. Digital filters are absent with the direct
modulation. With the open-loop control, bandpass filters
are present with a loose frequency selectivity. With the
closed-loop control, bandpass filters are important for the
energy balancing control at the level of the decoupling
of the capacitor voltages for the horizontal and vertical
balancing. For the hybrid voltage control, the tuning
of the bandpass filters is crucial, since they govern the
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achievable transient performance. In that perspective,
their tuning is considered very sensitive.
5) Summed capacitor voltage ripples. The estimation-based
methods, due to their self-balancing property, show good
performance on v∆CΣ. However, large differences are
visible in vΣCΣ, and this is the focus of this discussion.
The direct modulation without CCSC has the highest
balancing capability. The closed-loop control, through its
energy balancing, has a reasonably low capacitor voltage
ripple, which take three fundamental period to rebalance
after a transient. The open-loop control shows smooth
transients in the summed capacitor voltage ripples, with
a similar duration of the rebalancing process as with
the closed-loop control. As a consequence of the loosely
damped power oscillations during step changes, the hy-
brid voltage control presents the largest summed capacitor
voltage ripples.
6) Dynamics. Fig. 17 is the most relevant figure to discuss
output dynamics. At first sight, the closed-loop control
modulation is the fastest, since nominal power steps with
a bandwidth of 300 rad/s is easily achievable without
control parameter optimization, at the expense of a little
overshoot. It is three times faster than with the other
methods. As a consequence, the dynamics grade is set to
the highest level. The direct modulation without CCSC
comes second, with fast dynamics despite undamped
power oscillations. In the third position is the direct mod-
ulation with CCSC and 2nd harmonic circulating current
injection, with a good decoupling between the active and
reactive powers, and a well damped response. Fourth
comes the open-loop control, with decent dynamics but
slightly less damps oscillations during the transients. At
last, the hybrid voltage control struggles on fast power
transients, mainly due to the delay origination from the
digital bandpass filters that take quite some time to reach
the new steady state. As a consequence, the oscillatory
response is poorly damped and features a significant
overshoot, especially on reactive power transients.
VII. CONCLUSION
A thorough comparison of the performances of four control
methods proposed for the dc/3-ac MMC has been carried
out, supported by extensive simulations on an average model
to remove interactions from the modulation method on the
control performances.
In any case, the need for a CCC was motivated by the
comparison of the harmonic spectra in inverter mode. This
is the only way to get rid of low-order harmonics at the
terminals that do not make sense to be removed with passive
filters while a control extension is at hand. The performances
during transients is mainly governed by the accuracy of the
capacitor voltage ripple reproduction. In that perspective, the
open-loop control always performs better than the hybrid
voltage control. The latter suffers from limited dynamics
due to delays originating from the high frequency selectivity
of the bandpass filters used to retrieve the voltage ripple
components. In steady state, these methods perform in a
comparable manner, thanks to the action of the CCSC com-
bined with the summed capacitor voltage reconstruction that
matches accurately the measured values. Similar performances
are obtained with the direct modulation augmented with a
CCSC. It might qualify the ripple reconstruction. However,
the average model simulations do not properly highlight the
impact from the modulation, since the voltage error between
the desired and applied branch emf voltage (ep/n) is much
larger with direct modulation compared to the others, where
the steady-state capacitor voltage ripple is either reconstructed
or simply measured.
General guidelines can be introduced for MVdc applica-
tions, and the conclusions might differ from HVdc applica-
tions, since the converter designs contain few cells. For a
low control complexity, in case of an application with a low
dynamics requirement, the open-loop control method shall be
favoured. In case of an application with high dynamics, the
closed-loop control clearly outperform all the other methods,
at the expense of a more complex control structure. For
MVdc applications, the fast transfer of the cell’s capacitor
voltage measurements to the controller where the modulation
is performed is not considered as a major challenge.
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